
VERILOG_SOURCES += ddr3.v
TOPLEVEL=ddr3
MODULE=ddr3ModelTester

EXTRA_ARGS += -g2012 -D den2048Mb -D sg125

include ../../common/Makefile.sim